llvm.org GIT mirror llvm / ff6b4d3
Merging r311951 and r312038: ------------------------------------------------------------------------ r311951 | adrian | 2017-08-28 16:07:43 -0700 (Mon, 28 Aug 2017) | 6 lines Fix a logic error in DwarfExpression::addMachineReg() This fixes PR34323 and thus splitting undescribable registers into smaller, describable sub-registers. https://bugs.llvm.org/show_bug.cgi?id=34323 ------------------------------------------------------------------------ ------------------------------------------------------------------------ r312038 | joerg | 2017-08-29 14:18:07 -0700 (Tue, 29 Aug 2017) | 2 lines Simplify test case, so that it works for both trunk and release-5.0. ------------------------------------------------------------------------ git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_50@314567 91177308-0d34-0410-b5e6-96231b3b80d8 Tom Stellard 3 years ago
2 changed file(s) with 38 addition(s) and 4 deletion(s). Raw diff Collapse all Expand all
130130
131131 // Intersection between the bits we already emitted and the bits
132132 // covered by this subregister.
133 SmallBitVector Intersection(RegSize, false);
134 Intersection.set(Offset, Offset + Size);
135 Intersection ^= Coverage;
133 SmallBitVector CurSubReg(RegSize, false);
134 CurSubReg.set(Offset, Offset + Size);
136135
137136 // If this sub-register has a DWARF number and we haven't covered
138137 // its range, emit a DWARF piece for it.
139 if (Reg >= 0 && Intersection.any()) {
138 if (Reg >= 0 && CurSubReg.test(Coverage)) {
140139 // Emit a piece for any gap in the coverage.
141140 if (Offset > CurPos)
142141 DwarfRegs.push_back({-1, Offset - CurPos, nullptr});
0 ; RUN: llc -filetype=obj -O0 < %s -mtriple sparc64-unknown-linux-gnu | llvm-dwarfdump - | FileCheck %s
1 ; The undescribable 128-bit register should be split into two 64-bit registers.
2 ; CHECK: Location description: 90 48 93 08 90 49 93 08
3 ; DW_OP_reg74 DW_OP_piece 8 DW_OP_reg75 DW_OP_piece 8 ...
4
5 target datalayout = "E-m:e-i64:64-n32:64-S128"
6 target triple = "sparc64"
7
8 ; Function Attrs: nounwind readnone
9 define void @fn1(fp128 %b) local_unnamed_addr !dbg !7 {
10 entry:
11 tail call void @llvm.dbg.value(metadata fp128 %b, i64 0, metadata !13, metadata !18), !dbg !17
12 tail call void @llvm.dbg.value(metadata fp128 0xL00000000000000000000000000000000, i64 0, metadata !13, metadata !19), !dbg !17
13 ret void, !dbg !20
14 }
15
16 ; Function Attrs: nounwind readnone speculatable
17 declare void @llvm.dbg.value(metadata, i64, metadata, metadata)
18
19 !llvm.dbg.cu = !{!0}
20 !llvm.module.flags = !{!4}
21
22 !0 = distinct !DICompileUnit(language: DW_LANG_C99, file: !1, emissionKind: FullDebug)
23 !1 = !DIFile(filename: "subreg.c", directory: ".")
24 !4 = !{i32 2, !"Debug Info Version", i32 3}
25 !7 = distinct !DISubprogram(name: "fn1", scope: !1, file: !1, line: 1, type: !8, unit: !0)
26 !8 = !DISubroutineType(types: !9)
27 !9 = !{null, !10}
28 !10 = !DIBasicType(name: "long double", size: 128, encoding: DW_ATE_float)
29 !13 = !DILocalVariable(name: "a", scope: !7, file: !1, line: 1, type: !14)
30 !14 = !DIBasicType(name: "complex", size: 256, encoding: DW_ATE_complex_float)
31 !17 = !DILocation(line: 1, column: 48, scope: !7)
32 !18 = !DIExpression(DW_OP_LLVM_fragment, 0, 128)
33 !19 = !DIExpression(DW_OP_LLVM_fragment, 128, 128)
34 !20 = !DILocation(line: 1, column: 55, scope: !7)