llvm.org GIT mirror llvm / 1e43057
Merging r232957: ------------------------------------------------------------------------ r232957 | thomas.stellard | 2015-03-23 12:06:01 -0400 (Mon, 23 Mar 2015) | 5 lines R600/SI: Fix crash in SIInstrInfo::areLoadsFromSameBasePtr() This function assumed that SMRD instructions always have immediate offsets, which is not always the case. ------------------------------------------------------------------------ git-svn-id: https://llvm.org/svn/llvm-project/llvm/branches/release_36@236069 91177308-0d34-0410-b5e6-96231b3b80d8 Tom Stellard 5 years ago
2 changed file(s) with 43 addition(s) and 3 deletion(s). Raw diff Collapse all Expand all
120120 if (Load0->getOperand(0) != Load1->getOperand(0))
121121 return false;
122122
123 const ConstantSDNode *Load0Offset =
124 dyn_cast(Load0->getOperand(1));
125 const ConstantSDNode *Load1Offset =
126 dyn_cast(Load1->getOperand(1));
127
128 if (!Load0Offset || !Load1Offset)
129 return false;
130
123131 // Check chain.
124132 if (findChainOperand(Load0) != findChainOperand(Load1))
125133 return false;
126134
127 Offset0 = cast(Load0->getOperand(1))->getZExtValue();
128 Offset1 = cast(Load1->getOperand(1))->getZExtValue();
135 Offset0 = Load0Offset->getZExtValue();
136 Offset1 = Load1Offset->getZExtValue();
129137 return true;
130138 }
131139
None ; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=FUNC -check-prefix=SI %s
0 ; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=FUNC -check-prefix=SI --check-prefix=GCN %s
1 ; RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs < %s | FileCheck -check-prefix=FUNC -check-prefix=VI --check-prefix=GCN %s
12
23 ; FUNC-LABEL: {{^}}cluster_arg_loads:
34 ; SI: s_load_dwordx2 s{{\[[0-9]+:[0-9]+\]}}, s{{\[[0-9]+:[0-9]+\]}}, 0x9
910 store i32 %y, i32 addrspace(1)* %out1, align 4
1011 ret void
1112 }
13
14 ; Test for a crash in SIInstrInfo::areLoadsFromSameBasePtr() when
15 ; s_load_dwordx2 has a register offset
16
17 ; FUNC-LABEL: @same_base_ptr_crash
18 ; GCN: s_load_dwordx2
19 ; GCN: s_load_dwordx2
20 ; GCN: s_load_dwordx2
21 ; GCN: s_endpgm
22 define void @same_base_ptr_crash(i64 addrspace(1)* %out,
23 i64 %arg0, i64 %arg1, i64 %arg2, i64 %arg3, i64 %arg4, i64 %arg5, i64 %arg6, i64 %arg7,
24 i64 %arg8, i64 %arg9, i64 %arg10, i64 %arg11, i64 %arg12, i64 %arg13, i64 %arg14, i64 %arg15,
25 i64 %arg16, i64 %arg17, i64 %arg18, i64 %arg19, i64 %arg20, i64 %arg21, i64 %arg22, i64 %arg23,
26 i64 %arg24, i64 %arg25, i64 %arg26, i64 %arg27, i64 %arg28, i64 %arg29, i64 %arg30, i64 %arg31,
27 i64 %arg32, i64 %arg33, i64 %arg34, i64 %arg35, i64 %arg36, i64 %arg37, i64 %arg38, i64 %arg39,
28 i64 %arg40, i64 %arg41, i64 %arg42, i64 %arg43, i64 %arg44, i64 %arg45, i64 %arg46, i64 %arg47,
29 i64 %arg48, i64 %arg49, i64 %arg50, i64 %arg51, i64 %arg52, i64 %arg53, i64 %arg54, i64 %arg55,
30 i64 %arg56, i64 %arg57, i64 %arg58, i64 %arg59, i64 %arg60, i64 %arg61, i64 %arg62, i64 %arg63,
31 i64 %arg64, i64 %arg65, i64 %arg66, i64 %arg67, i64 %arg68, i64 %arg69, i64 %arg70, i64 %arg71,
32 i64 %arg72, i64 %arg73, i64 %arg74, i64 %arg75, i64 %arg76, i64 %arg77, i64 %arg78, i64 %arg79,
33 i64 %arg80, i64 %arg81, i64 %arg82, i64 %arg83, i64 %arg84, i64 %arg85, i64 %arg86, i64 %arg87,
34 i64 %arg88, i64 %arg89, i64 %arg90, i64 %arg91, i64 %arg92, i64 %arg93, i64 %arg94, i64 %arg95,
35 i64 %arg96, i64 %arg97, i64 %arg98, i64 %arg99, i64 %arg100, i64 %arg101, i64 %arg102, i64 %arg103,
36 i64 %arg104, i64 %arg105, i64 %arg106, i64 %arg107, i64 %arg108, i64 %arg109, i64 %arg110, i64 %arg111,
37 i64 %arg112, i64 %arg113, i64 %arg114, i64 %arg115, i64 %arg116, i64 %arg117, i64 %arg118, i64 %arg119,
38 i64 %arg120, i64 %arg121, i64 %arg122, i64 %arg123, i64 %arg124, i64 %arg125, i64 %arg126) {
39 entry:
40 %value = add i64 %arg125, %arg126
41 store i64 %value, i64 addrspace(1)* %out, align 8
42 ret void
43 }