llvm.org GIT mirror llvm / 1c37268
[WebAssembly][NFC] Elaborate on simd-noopt test comment git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@350260 91177308-0d34-0410-b5e6-96231b3b80d8 Thomas Lively 8 months ago
1 changed file(s) with 8 addition(s) and 8 deletion(s). Raw diff Collapse all Expand all
None ; RUN: llc < %s -mattr=+simd128,+sign-ext -verify-machineinstrs
0 ; RUN: llc < %s -fast-isel -mattr=+simd128,+sign-ext -verify-machineinstrs
11
22 ;; Ensures fastisel produces valid code when storing and loading split
3 ;; up v2i64 values. This is a regression test for a bug that crashed
4 ;; llc after fastisel produced machineinstrs that used registers that
5 ;; had never been defined.
3 ;; up v2i64 values. Lowering away v2i64s is a temporary measure while
4 ;; V8 does not have support for i64x2.* operations, and is done when
5 ;; -wasm-enable-unimplemented-simd is not present. This is a
6 ;; regression test for a bug that crashed llc after fastisel produced
7 ;; machineinstrs that used registers that had never been defined.
68
79 target datalayout = "e-m:e-p:32:32-i64:64-n32:64-S128"
8 target triple = "wasm32-unknown-unknown-wasm"
10 target triple = "wasm32-unknown-unknown"
911
10 define i64 @foo(<2 x i64> %vec) #0 {
12 define i64 @foo(<2 x i64> %vec) {
1113 entry:
1214 %vec.addr = alloca <2 x i64>, align 16
1315 store <2 x i64> %vec, <2 x i64>* %vec.addr, align 16
1517 %1 = extractelement <2 x i64> %0, i32 0
1618 ret i64 %1
1719 }
18
19 attributes #0 = { noinline optnone }