llvm.org GIT mirror llvm / stable test / CodeGen / ARM / machine-verifier.mir
stable

Tree @stable (Download .tar.gz)

machine-verifier.mir @stableraw · history · blame

# RUN: not llc -mtriple=thumb -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
# This test ensures that the MIR parser runs the machine verifier after parsing.

--- |

  define i32 @inc(i32 %a) {
  entry:
    ret i32 %a
  }

...
---
name: inc
tracksRegLiveness: true
body: |
  bb.0.entry:
   ; CHECK: *** Bad machine code: Unsupported register in Thumb1 push/pop ***
   frame-setup tPUSH 14, $noreg, undef $r12, killed $lr, implicit-def $sp, implicit $sp

   ; CHECK: *** Bad machine code: Non-flag-setting Thumb1 mov is v6-only ***
   $r2 = tMOVr killed $r6, 14, $noreg
...