llvm.org GIT mirror llvm / stable test / CodeGen / AMDGPU / GlobalISel / inst-select-implicit-def.mir
stable

Tree @stable (Download .tar.gz)

inst-select-implicit-def.mir @stableraw · history · blame

# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -march=amdgcn -run-pass=instruction-select -verify-machineinstrs -global-isel %s -o - | FileCheck %s -check-prefixes=GCN

---

name:            implicit_def_s32
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $vgpr3_vgpr4
    ; GCN-LABEL: name: implicit_def_s32
    ; GCN: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr3_vgpr4
    ; GCN: [[DEF:%[0-9]+]]:vgpr_32 = IMPLICIT_DEF
    ; GCN: FLAT_STORE_DWORD [[COPY]], [[DEF]], 0, 0, 0, 0, implicit $exec, implicit $flat_scr
    %0:vgpr(p1) = COPY $vgpr3_vgpr4
    %1:vgpr(s32) = G_IMPLICIT_DEF
    G_STORE %1, %0 :: (store 4, addrspace 1)
...
---

name:            implicit_def_s64
legalized:       true
regBankSelected: true

body: |
  bb.0:
    liveins: $vgpr3_vgpr4
    ; GCN-LABEL: name: implicit_def_s64
    ; GCN: [[COPY:%[0-9]+]]:vreg_64 = COPY $vgpr3_vgpr4
    ; GCN: [[DEF:%[0-9]+]]:vreg_64 = IMPLICIT_DEF
    ; GCN: FLAT_STORE_DWORDX2 [[COPY]], [[DEF]], 0, 0, 0, 0, implicit $exec, implicit $flat_scr
    %0:vgpr(p1) = COPY $vgpr3_vgpr4
    %1:vgpr(s64) = G_IMPLICIT_DEF
    G_STORE %1, %0 :: (store 8, addrspace 1)
---

---

name:            implicit_def_p0
legalized:       true
regBankSelected: true

body: |
  bb.0:
    %0:vgpr(p0) = G_IMPLICIT_DEF
    %1:vgpr(s32) = G_CONSTANT i32 4
    G_STORE %1, %0 :: (store 4)
...

---

name:            implicit_def_p1
legalized:       true
regBankSelected: true

body: |
  bb.0:
    ; GCN-LABEL: name: implicit_def_p1
    ; GCN: [[DEF:%[0-9]+]]:vreg_64 = IMPLICIT_DEF
    ; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 4, implicit $exec
    ; GCN: FLAT_STORE_DWORD [[DEF]], [[V_MOV_B32_e32_]], 0, 0, 0, 0, implicit $exec, implicit $flat_scr
    %0:vgpr(p1) = G_IMPLICIT_DEF
    %1:vgpr(s32) = G_CONSTANT i32 4
    G_STORE %1, %0 :: (store 4, addrspace 1)
...
---

name:            implicit_def_p3
legalized:       true
regBankSelected: true

body: |
  bb.0:
    ; GCN-LABEL: name: implicit_def_p3
    ; GCN: [[DEF:%[0-9]+]]:vreg_64 = IMPLICIT_DEF
    ; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 4, implicit $exec
    ; GCN: FLAT_STORE_DWORD [[DEF]], [[V_MOV_B32_e32_]], 0, 0, 0, 0, implicit $exec, implicit $flat_scr
    %0:vgpr(p3) = G_IMPLICIT_DEF
    %1:vgpr(s32) = G_CONSTANT i32 4
    G_STORE %1, %0 :: (store 4, addrspace 1)
...
---

name:            implicit_def_p4
legalized:       true
regBankSelected: true

body: |
  bb.0:
    ; GCN-LABEL: name: implicit_def_p4
    ; GCN: [[DEF:%[0-9]+]]:vreg_64 = IMPLICIT_DEF
    ; GCN: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 4, implicit $exec
    ; GCN: FLAT_STORE_DWORD [[DEF]], [[V_MOV_B32_e32_]], 0, 0, 0, 0, implicit $exec, implicit $flat_scr
    %0:vgpr(p4) = G_IMPLICIT_DEF
    %1:vgpr(s32) = G_CONSTANT i32 4
    G_STORE %1, %0 :: (store 4, addrspace 1)
...