llvm.org GIT mirror llvm / release_90 test / CodeGen / ARM / pr42638-VMOVRRDCombine.ll
release_90

Tree @release_90 (Download .tar.gz)

pr42638-VMOVRRDCombine.ll @release_90raw · history · blame

; RUN: llc -stop-after=machine-scheduler -debug-only dagcombine,selectiondag -o - %s 2>&1 | FileCheck %s
; REQUIRES: asserts
; pr42638
target triple = "armv8r-arm-none-eabi"
%struct.__va_list = type { i8* }
define double @foo(i32 %P0, ...) #0 {
entry:
  %V1 = alloca [8 x i8], align 8
  %vl = alloca %struct.__va_list, align 4
  %0 = getelementptr inbounds [8 x i8], [8 x i8]* %V1, i32 0, i32 0
  call void asm sideeffect "", "r"(i8* nonnull %0)
  %1 = bitcast %struct.__va_list* %vl to i8*
  call void @llvm.va_start(i8* nonnull %1)
  %2 = bitcast %struct.__va_list* %vl to double**
  %argp.cur3 = load double*, double** %2, align 4
  %v.sroa.0.0.copyload = load double, double* %argp.cur3, align 4
  ret double %v.sroa.0.0.copyload
}

declare void @llvm.va_start(i8*)

attributes #0 = { "target-cpu"="cortex-r52" "target-features"="-fp64"  }

; Ensures that the machine scheduler does not move accessing the upper
; 32 bits of the double to before actually storing it to memory

; CHECK: Creating new node: {{.*}} = add FrameIndex:i32<2>, Constant:i32<4>
; CHECK-NEXT: Creating new node: {{.*}} i32,ch = load<(load 4 from [[MEM:%.*]] + 4)>
; CHECK: INLINEASM
; CHECK: (load 4 from [[MEM]] + 4)
; CHECK-NOT: (store 4 into [[MEM]] + 4)