llvm.org GIT mirror llvm / release_80 test / CodeGen / X86 / merge-consecutive-stores.ll
release_80

Tree @release_80 (Download .tar.gz)

merge-consecutive-stores.ll @release_80raw · history · blame

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-unknown-unknown | FileCheck %s

; Make sure that we are zeroing one memory location at a time using xorl and
; not both using XMM registers.

define i32 @foo (i64* %so) nounwind uwtable ssp {
; CHECK-LABEL: foo:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movl {{[0-9]+}}(%esp), %eax
; CHECK-NEXT:    movl $0, 28(%eax)
; CHECK-NEXT:    movl $0, 24(%eax)
; CHECK-NEXT:    xorl %ecx, %ecx
; CHECK-NEXT:    cmpl 16(%eax), %ecx
; CHECK-NEXT:    movl $0, 16(%eax)
; CHECK-NEXT:    sbbl 20(%eax), %ecx
; CHECK-NEXT:    movl $0, 20(%eax)
; CHECK-NEXT:    setl %al
; CHECK-NEXT:    movzbl %al, %eax
; CHECK-NEXT:    negl %eax
; CHECK-NEXT:    retl
  %used = getelementptr inbounds i64, i64* %so, i32 3
  store i64 0, i64* %used, align 8
  %fill = getelementptr inbounds i64, i64* %so, i32 2
  %L = load i64, i64* %fill, align 8
  store i64 0, i64* %fill, align 8
  %cmp28 = icmp sgt i64 %L, 0
  %R = sext i1 %cmp28 to i32
  ret i32 %R
}