llvm.org GIT mirror llvm / release_40 lib / Target / Mips / MipsSchedule.td
release_40

Tree @release_40 (Download .tar.gz)

MipsSchedule.td @release_40raw · history · blame

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
//===-- MipsSchedule.td - Mips Scheduling Definitions ------*- tablegen -*-===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//

//===----------------------------------------------------------------------===//
// Functional units across Mips chips sets. Based on GCC/Mips backend files.
//===----------------------------------------------------------------------===//
def ALU     : FuncUnit;
def IMULDIV : FuncUnit;

//===----------------------------------------------------------------------===//
// Instruction Itinerary classes used for Mips
//===----------------------------------------------------------------------===//
// IIM16Alu is a placeholder class for most MIPS16 instructions.
def IIM16Alu           : InstrItinClass;
def IIPseudo           : InstrItinClass;

def II_ABS              : InstrItinClass;
def II_ADDI             : InstrItinClass;
def II_ADDIU            : InstrItinClass;
def II_ADDIUPC          : InstrItinClass;
def II_ADD              : InstrItinClass;
def II_ADDU             : InstrItinClass;
def II_ADD_D            : InstrItinClass;
def II_ADD_S            : InstrItinClass;
def II_ALIGN            : InstrItinClass;
def II_AND              : InstrItinClass;
def II_ANDI             : InstrItinClass;
def II_ALUIPC           : InstrItinClass;
def II_AUI              : InstrItinClass;
def II_AUIPC            : InstrItinClass;
def II_B                : InstrItinClass;
def II_BADDU            : InstrItinClass;
def II_BBIT             : InstrItinClass; // bbit[01], bbit[01]32
def II_BALC             : InstrItinClass;
def II_BC               : InstrItinClass;
def II_BC1F             : InstrItinClass;
def II_BC1FL            : InstrItinClass;
def II_BC1T             : InstrItinClass;
def II_BC1TL            : InstrItinClass;
def II_BC1CCZ           : InstrItinClass;
def II_BC2CCZ           : InstrItinClass;
def II_BCC              : InstrItinClass; // beq and bne
def II_BCCZ             : InstrItinClass; // b[gl][et]z
def II_BCCC             : InstrItinClass; // b<cc>c
def II_BCCZAL           : InstrItinClass; // bgezal and bltzal
def II_BCCZALS          : InstrItinClass; // bgezals and bltzals
def II_BCCZC            : InstrItinClass; // beqzc, bnezc
def II_BITSWAP          : InstrItinClass;
def II_CEIL             : InstrItinClass;
def II_CFC1             : InstrItinClass;
def II_CFC2             : InstrItinClass;
def II_CLO              : InstrItinClass;
def II_CLZ              : InstrItinClass;
def II_CTC1             : InstrItinClass;
def II_CTC2             : InstrItinClass;
def II_CVT              : InstrItinClass;
def II_C_CC_D           : InstrItinClass; // Any c.<cc>.d instruction
def II_C_CC_S           : InstrItinClass; // Any c.<cc>.s instruction
def II_CMP_CC_D         : InstrItinClass; // Any cmp.<cc>.d instruction
def II_CMP_CC_S         : InstrItinClass; // Any cmp.<cc>.s instruction
def II_CLASS_D          : InstrItinClass;
def II_CLASS_S          : InstrItinClass;
def II_DADDIU           : InstrItinClass;
def II_DADDU            : InstrItinClass;
def II_DADDI            : InstrItinClass;
def II_DADD             : InstrItinClass;
def II_DAHI             : InstrItinClass;
def II_DATI             : InstrItinClass;
def II_DAUI             : InstrItinClass;
def II_DALIGN           : InstrItinClass;
def II_DBITSWAP         : InstrItinClass;
def II_DCLO             : InstrItinClass;
def II_DCLZ             : InstrItinClass;
def II_DDIV             : InstrItinClass;
def II_DDIVU            : InstrItinClass;
def II_DIV              : InstrItinClass;
def II_DIVU             : InstrItinClass;
def II_DIV_D            : InstrItinClass;
def II_DIV_S            : InstrItinClass;
def II_DMFC0            : InstrItinClass;
def II_DMTC0            : InstrItinClass;
def II_DMFC1            : InstrItinClass;
def II_DMTC1            : InstrItinClass;
def II_DMOD             : InstrItinClass;
def II_DMODU            : InstrItinClass;
def II_DMUH             : InstrItinClass;
def II_DMUHU            : InstrItinClass;
def II_DMFC2            : InstrItinClass;
def II_DMTC2            : InstrItinClass;
def II_DMUL             : InstrItinClass;
def II_DMULU            : InstrItinClass;
def II_DMULT            : InstrItinClass;
def II_DMULTU           : InstrItinClass;
def II_DROTR            : InstrItinClass;
def II_DROTR32          : InstrItinClass;
def II_DROTRV           : InstrItinClass;
def II_DSLL             : InstrItinClass;
def II_DSLL32           : InstrItinClass;
def II_DSLLV            : InstrItinClass;
def II_DSRA             : InstrItinClass;
def II_DSRA32           : InstrItinClass;
def II_DSRAV            : InstrItinClass;
def II_DSRL             : InstrItinClass;
def II_DSRL32           : InstrItinClass;
def II_DSRLV            : InstrItinClass;
def II_DSBH             : InstrItinClass;
def II_DSHD             : InstrItinClass;
def II_DSUBU            : InstrItinClass;
def II_DSUB             : InstrItinClass;
def II_EXT              : InstrItinClass; // Any EXT instruction
def II_FLOOR            : InstrItinClass;
def II_INS              : InstrItinClass; // Any INS instruction
def II_IndirectBranchPseudo : InstrItinClass; // Indirect branch pseudo.
def II_J                : InstrItinClass;
def II_JAL              : InstrItinClass;
def II_JALR             : InstrItinClass;
def II_JALR_HB          : InstrItinClass;
def II_JALRC            : InstrItinClass;
def II_JALRS            : InstrItinClass;
def II_JALS             : InstrItinClass;
def II_JIC              : InstrItinClass;
def II_JIALC            : InstrItinClass;
def II_JR               : InstrItinClass;
def II_JR_HB            : InstrItinClass;
def II_JRADDIUSP        : InstrItinClass;
def II_JRC              : InstrItinClass;
def II_ReturnPseudo     : InstrItinClass; // Return pseudo.
def II_ERET             : InstrItinClass;
def II_DERET            : InstrItinClass;
def II_ERETNC           : InstrItinClass;
def II_EHB              : InstrItinClass;
def II_SDBBP            : InstrItinClass;
def II_SSNOP            : InstrItinClass;
def II_SYSCALL          : InstrItinClass;
def II_PAUSE            : InstrItinClass;
def II_WAIT             : InstrItinClass;
def II_EI               : InstrItinClass;
def II_DI               : InstrItinClass;
def II_TEQ              : InstrItinClass;
def II_TEQI             : InstrItinClass;
def II_TGE              : InstrItinClass;
def II_TGEI             : InstrItinClass;
def II_TGEIU            : InstrItinClass;
def II_TGEU             : InstrItinClass;
def II_TNE              : InstrItinClass;
def II_TNEI             : InstrItinClass;
def II_TLT              : InstrItinClass;
def II_TLTI             : InstrItinClass;
def II_TLTU             : InstrItinClass;
def II_TTLTIU           : InstrItinClass;
def II_TLBP             : InstrItinClass;
def II_TLBR             : InstrItinClass;
def II_TLBWI            : InstrItinClass;
def II_TLBWR            : InstrItinClass;
def II_TRAP             : InstrItinClass;
def II_BREAK            : InstrItinClass;
def II_SYNC             : InstrItinClass;
def II_SYNCI            : InstrItinClass;
def II_LB               : InstrItinClass;
def II_LBE              : InstrItinClass;
def II_LBU              : InstrItinClass;
def II_LBUE             : InstrItinClass;
def II_LD               : InstrItinClass;
def II_LDC1             : InstrItinClass;
def II_LDC2             : InstrItinClass;
def II_LDC3             : InstrItinClass;
def II_LDL              : InstrItinClass;
def II_LDR              : InstrItinClass;
def II_LDPC             : InstrItinClass;
def II_LDXC1            : InstrItinClass;
def II_LH               : InstrItinClass;
def II_LHE              : InstrItinClass;
def II_LHU              : InstrItinClass;
def II_LHUE             : InstrItinClass;
def II_LL               : InstrItinClass;
def II_LI               : InstrItinClass;
def II_LLD              : InstrItinClass;
def II_LUI              : InstrItinClass;
def II_LUXC1            : InstrItinClass;
def II_LW               : InstrItinClass;
def II_LWE              : InstrItinClass;
def II_LWC1             : InstrItinClass;
def II_LWC2             : InstrItinClass;
def II_LWC3             : InstrItinClass;
def II_LWM              : InstrItinClass;
def II_LWL              : InstrItinClass;
def II_LWLE             : InstrItinClass;
def II_LWPC             : InstrItinClass;
def II_LWP              : InstrItinClass;
def II_LWR              : InstrItinClass;
def II_LWRE             : InstrItinClass;
def II_LWU              : InstrItinClass;
def II_LWUPC            : InstrItinClass;
def II_LWXC1            : InstrItinClass;
def II_LWXS             : InstrItinClass;
def II_LSA              : InstrItinClass;
def II_DLSA             : InstrItinClass;
def II_MADD             : InstrItinClass;
def II_MADDU            : InstrItinClass;
def II_MADD_D           : InstrItinClass;
def II_MADD_S           : InstrItinClass;
def II_MADDF_D          : InstrItinClass;
def II_MADDF_S          : InstrItinClass;
def II_MAX_D            : InstrItinClass;
def II_MAX_S            : InstrItinClass;
def II_MAXA_D           : InstrItinClass;
def II_MAXA_S           : InstrItinClass;
def II_MIN_D            : InstrItinClass;
def II_MIN_S            : InstrItinClass;
def II_MINA_D           : InstrItinClass;
def II_MINA_S           : InstrItinClass;
def II_MFC0             : InstrItinClass;
def II_MFHC0            : InstrItinClass;
def II_MFC1             : InstrItinClass;
def II_MFHC1            : InstrItinClass;
def II_MFC2             : InstrItinClass;
def II_MFHI_MFLO        : InstrItinClass; // mfhi and mflo
def II_MOD              : InstrItinClass;
def II_MODU             : InstrItinClass;
def II_MOVE             : InstrItinClass;
def II_MOVF             : InstrItinClass;
def II_MOVF_D           : InstrItinClass;
def II_MOVF_S           : InstrItinClass;
def II_MOVN             : InstrItinClass;
def II_MOVN_D           : InstrItinClass;
def II_MOVN_S           : InstrItinClass;
def II_MOVT             : InstrItinClass;
def II_MOVT_D           : InstrItinClass;
def II_MOVT_S           : InstrItinClass;
def II_MOVZ             : InstrItinClass;
def II_MOVZ_D           : InstrItinClass;
def II_MOVZ_S           : InstrItinClass;
def II_MOV_D            : InstrItinClass;
def II_MOV_S            : InstrItinClass;
def II_MSUB             : InstrItinClass;
def II_MSUBU            : InstrItinClass;
def II_MSUB_D           : InstrItinClass;
def II_MSUB_S           : InstrItinClass;
def II_MSUBF_D          : InstrItinClass;
def II_MSUBF_S          : InstrItinClass;
def II_MTC0             : InstrItinClass;
def II_MTHC0            : InstrItinClass;
def II_MTC1             : InstrItinClass;
def II_MTHC1            : InstrItinClass;
def II_MTC2             : InstrItinClass;
def II_MTHI_MTLO        : InstrItinClass; // mthi and mtlo
def II_MUL              : InstrItinClass;
def II_MUH              : InstrItinClass;
def II_MUHU             : InstrItinClass;
def II_MULU             : InstrItinClass;
def II_MULT             : InstrItinClass;
def II_MULTU            : InstrItinClass;
def II_MUL_D            : InstrItinClass;
def II_MUL_S            : InstrItinClass;
def II_NEG              : InstrItinClass;
def II_NMADD_D          : InstrItinClass;
def II_NMADD_S          : InstrItinClass;
def II_NMSUB_D          : InstrItinClass;
def II_NMSUB_S          : InstrItinClass;
def II_NOR              : InstrItinClass;
def II_NOT              : InstrItinClass;
def II_OR               : InstrItinClass;
def II_ORI              : InstrItinClass;
def II_POP              : InstrItinClass;
def II_RDHWR            : InstrItinClass;
def II_RESTORE          : InstrItinClass;
def II_RECIP_S          : InstrItinClass;
def II_RECIP_D          : InstrItinClass;
def II_RINT_S           : InstrItinClass;
def II_RINT_D           : InstrItinClass;
def II_ROTR             : InstrItinClass;
def II_ROTRV            : InstrItinClass;
def II_ROUND            : InstrItinClass;
def II_RSQRT_S          : InstrItinClass;
def II_RSQRT_D          : InstrItinClass;
def II_SAVE             : InstrItinClass;
def II_SC               : InstrItinClass;
def II_SCD              : InstrItinClass;
def II_SB               : InstrItinClass;
def II_SBE              : InstrItinClass;
def II_SD               : InstrItinClass;
def II_SDC1             : InstrItinClass;
def II_SDC2             : InstrItinClass;
def II_SDC3             : InstrItinClass;
def II_SDL              : InstrItinClass;
def II_SDR              : InstrItinClass;
def II_SDXC1            : InstrItinClass;
def II_SEB              : InstrItinClass;
def II_SEH              : InstrItinClass;
def II_SELCCZ           : InstrItinClass;
def II_SELCCZ_D         : InstrItinClass;
def II_SELCCZ_S         : InstrItinClass;
def II_SEQ_SNE          : InstrItinClass; // seq and sne
def II_SEQI_SNEI        : InstrItinClass; // seqi and snei
def II_SH               : InstrItinClass;
def II_SHE              : InstrItinClass;
def II_SLL              : InstrItinClass;
def II_SLLV             : InstrItinClass;
def II_SLTI_SLTIU       : InstrItinClass; // slti and sltiu
def II_SLT_SLTU         : InstrItinClass; // slt and sltu
def II_SQRT_D           : InstrItinClass;
def II_SQRT_S           : InstrItinClass;
def II_SEL_D            : InstrItinClass;
def II_SEL_S            : InstrItinClass;
def II_SRA              : InstrItinClass;
def II_SRAV             : InstrItinClass;
def II_SRL              : InstrItinClass;
def II_SRLV             : InstrItinClass;
def II_SUB              : InstrItinClass;
def II_SUBU             : InstrItinClass;
def II_SUB_D            : InstrItinClass;
def II_SUB_S            : InstrItinClass;
def II_SUXC1            : InstrItinClass;
def II_SW               : InstrItinClass;
def II_SWE              : InstrItinClass;
def II_SWC1             : InstrItinClass;
def II_SWC2             : InstrItinClass;
def II_SWC3             : InstrItinClass;
def II_SWL              : InstrItinClass;
def II_SWLE             : InstrItinClass;
def II_SWM              : InstrItinClass;
def II_SWP              : InstrItinClass;
def II_SWR              : InstrItinClass;
def II_SWRE             : InstrItinClass;
def II_SWXC1            : InstrItinClass;
def II_TRUNC            : InstrItinClass;
def II_WSBH             : InstrItinClass;
def II_XOR              : InstrItinClass;
def II_XORI             : InstrItinClass;
def II_CACHE            : InstrItinClass;
def II_PREF             : InstrItinClass;
def II_CACHEE           : InstrItinClass;
def II_PREFE            : InstrItinClass;
def II_LLE              : InstrItinClass;
def II_SCE              : InstrItinClass;
def II_TLBINV           : InstrItinClass;
def II_TLBINVF          : InstrItinClass;
def II_WRPGPR           : InstrItinClass;
def II_RDPGPR           : InstrItinClass;
def II_DVP              : InstrItinClass;
def II_EVP              : InstrItinClass;

//===----------------------------------------------------------------------===//
// Mips Generic instruction itineraries.
//===----------------------------------------------------------------------===//
def MipsGenericItineraries : ProcessorItineraries<[ALU, IMULDIV], [], [
  InstrItinData<IIM16Alu           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ADDI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ADDIU           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ADDIUPC         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ADD             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ADDU            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_AUI             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_AND             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ALUIPC          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_AUIPC           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ALIGN           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BADDU           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BITSWAP         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SLL             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SRA             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SRL             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ROTR            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SLLV            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SRAV            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SRLV            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ROTRV           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_CLO             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_CLZ             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DADDIU          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DADDU           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DADDI           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DADD            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DALIGN          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DAHI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DATI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DAUI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DBITSWAP        , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DCLO            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DCLZ            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DMOD            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DMODU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DSLL            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSLL32          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSRL            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSRL32          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSRA            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSRA32          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSLLV           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSRLV           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSRAV           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSUBU           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSUB            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DROTR           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DROTR32         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DROTRV          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSBH            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DSHD            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DCLO            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DCLZ            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_EXT             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_INS             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_LUI             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVE            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVF            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVN            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVN_S          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVN_D          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVT            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOVZ            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_NOR             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_NOT             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_OR              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_POP             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_RDHWR           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SUB             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SUBU            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_XOR             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ANDI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ORI             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_XORI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_LB              , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LBE             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LBU             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LBUE            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LH              , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LHU             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LHUE            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LW              , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWM             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWP             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWPC            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWL             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWLE            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWR             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWRE            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWUPC           , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LD              , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LDL             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LDR             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LDPC            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LI              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_LL              , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LLD             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_RESTORE         , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_SB              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SH              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SHE             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SW              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWM             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWL             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWR             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWP             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SDL             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SDR             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SD              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SC              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SCD             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SAVE            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SELCCZ_S        , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SELCCZ_D        , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SEQ_SNE         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SEQI_SNEI       , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SLTI_SLTIU      , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SLT_SLTU        , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_B               , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BALC            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BBIT            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC1F            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC1FL           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC1T            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC1TL           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC1CCZ          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BC2CCZ          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BCC             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BCCC            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BCCZ            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BCCZAL          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BCCZALS         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BCCZC           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_CLASS_D         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_CLASS_S         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_IndirectBranchPseudo, [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_J               , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JAL             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JALR            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JALR_HB         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JALRC           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JALRS           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JALS            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JIC             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JIALC           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JR              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JR_HB           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JRADDIUSP       , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_JRC             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ReturnPseudo    , [InstrStage<1,  [ALU]>]>,
  InstrItinData<IIPseudo           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DMUH            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DMUHU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_ERET            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DERET           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ERETNC          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_EHB             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SDBBP           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SSNOP           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SYSCALL         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_PAUSE           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_WAIT            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_EI              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DI              , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TEQ             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TEQI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TGE             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TGEI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TGEIU           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TGEU            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TNE             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TNEI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLT             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLTI            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLTU            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TTLTIU          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLBP            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLBR            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLBWI           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLBWR           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TRAP            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_BREAK           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SYNC            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SYNCI           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DMUL            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DMULT           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DMULTU          , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DMULU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MADD            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MADDU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MFHI_MFLO       , [InstrStage<1,  [IMULDIV]>]>,
  InstrItinData<II_MAX_D           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MAX_S           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MAXA_D          , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MAXA_S          , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MIN_S           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MIN_D           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MINA_S          , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MINA_D          , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MOD             , [InstrStage<38, [IMULDIV]>]>,
  InstrItinData<II_MODU            , [InstrStage<38, [IMULDIV]>]>,
  InstrItinData<II_MSUB            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MSUBU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MTHI_MTLO       , [InstrStage<1,  [IMULDIV]>]>,
  InstrItinData<II_MUH             , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MUHU            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MUL             , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MULT            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MULTU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MULU            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MSUB            , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_MSUBU           , [InstrStage<17, [IMULDIV]>]>,
  InstrItinData<II_DIV             , [InstrStage<38, [IMULDIV]>]>,
  InstrItinData<II_DIVU            , [InstrStage<38, [IMULDIV]>]>,
  InstrItinData<II_DDIV            , [InstrStage<38, [IMULDIV]>]>,
  InstrItinData<II_DDIVU           , [InstrStage<38, [IMULDIV]>]>,
  InstrItinData<II_CEIL            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_CVT             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ABS             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_FLOOR           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_NEG             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_ROUND           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TRUNC           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_MOV_D           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOV_S           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_CFC1            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_CTC1            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_CFC2            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_CTC2            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOVF_D          , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOVF_S          , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOVT_D          , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOVT_S          , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOVZ_D          , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MOVZ_S          , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_C_CC_S          , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_C_CC_D          , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_CMP_CC_S        , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_CMP_CC_D        , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_ADD_D           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_ADD_S           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_SUB_D           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_SUB_S           , [InstrStage<4,  [ALU]>]>,
  InstrItinData<II_MUL_S           , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_MADD_S          , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_MADDF_S         , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_MSUB_S          , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_MSUBF_S         , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_NMADD_S         , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_NMSUB_S         , [InstrStage<7,  [ALU]>]>,
  InstrItinData<II_MUL_D           , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_MADD_D          , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_MADDF_D         , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_MSUB_D          , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_MSUBF_D         , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_NMADD_D         , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_NMSUB_D         , [InstrStage<8,  [ALU]>]>,
  InstrItinData<II_DIV_S           , [InstrStage<23, [ALU]>]>,
  InstrItinData<II_DIV_D           , [InstrStage<36, [ALU]>]>,
  InstrItinData<II_RECIP_D         , [InstrStage<25, [ALU]>]>,
  InstrItinData<II_RECIP_S         , [InstrStage<13, [ALU]>]>,
  InstrItinData<II_RSQRT_D         , [InstrStage<29, [ALU]>]>,
  InstrItinData<II_RSQRT_S         , [InstrStage<14, [ALU]>]>,
  InstrItinData<II_RINT_D          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_RINT_S          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SQRT_S          , [InstrStage<54, [ALU]>]>,
  InstrItinData<II_SQRT_D          , [InstrStage<12, [ALU]>]>,
  InstrItinData<II_SEL_D           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SEL_S           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_WSBH            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_LSA             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DLSA            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_LDC1            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LDC2            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LDC3            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWC1            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWC2            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWC3            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LDXC1           , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWXC1           , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LUXC1           , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_LWXS            , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_SDC1            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SDC2            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SDC3            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWC1            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWC2            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWC3            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SDXC1           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SWXC1           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_SUXC1           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DMFC0           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_DMFC1           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_DMFC2           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_DMTC0           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_DMTC1           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_DMTC2           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MFC0            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MFHC0           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MFC1            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MFC2            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MTC0            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MTHC0           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MTC1            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MTC2            , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MFHC1           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_MTHC1           , [InstrStage<2,  [ALU]>]>,
  InstrItinData<II_CACHE           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_PREF            , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_CACHEE          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_PREFE           , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLBINV          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_TLBINVF         , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_LLE             , [InstrStage<3,  [ALU]>]>,
  InstrItinData<II_SCE             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_WRPGPR          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_RDPGPR          , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_DVP             , [InstrStage<1,  [ALU]>]>,
  InstrItinData<II_EVP             , [InstrStage<1,  [ALU]>]>
]>;