llvm.org GIT mirror llvm / release_39 test / CodeGen / X86 / vec_insert-4.ll
release_39

Tree @release_39 (Download .tar.gz)

vec_insert-4.ll @release_39raw · history · blame

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-apple-darwin9.2.2 -mattr=+sse2,-sse4.1 | FileCheck %s --check-prefix=X32
; RUN: llc < %s -mtriple=x86_64-apple-darwin9.2.2 -mattr=+sse2,-sse4.1 | FileCheck %s --check-prefix=X64

define <8 x float> @f(<8 x float> %a, i32 %b) nounwind  {
; X32-LABEL: f:
; X32:       ## BB#0: ## %entry
; X32-NEXT:    pushl %ebp
; X32-NEXT:    movl %esp, %ebp
; X32-NEXT:    andl $-32, %esp
; X32-NEXT:    subl $64, %esp
; X32-NEXT:    movl 8(%ebp), %eax
; X32-NEXT:    movaps %xmm1, {{[0-9]+}}(%esp)
; X32-NEXT:    movaps %xmm0, (%esp)
; X32-NEXT:    movl $1084227584, (%esp,%eax,4) ## imm = 0x40A00000
; X32-NEXT:    movaps (%esp), %xmm0
; X32-NEXT:    movaps {{[0-9]+}}(%esp), %xmm1
; X32-NEXT:    movl %ebp, %esp
; X32-NEXT:    popl %ebp
; X32-NEXT:    retl
;
; X64-LABEL: f:
; X64:       ## BB#0: ## %entry
; X64-NEXT:    pushq %rbp
; X64-NEXT:    movq %rsp, %rbp
; X64-NEXT:    andq $-32, %rsp
; X64-NEXT:    subq $64, %rsp
; X64-NEXT:    movaps %xmm1, {{[0-9]+}}(%rsp)
; X64-NEXT:    movaps %xmm0, (%rsp)
; X64-NEXT:    movslq %edi, %rax
; X64-NEXT:    movl $1084227584, (%rsp,%rax,4) ## imm = 0x40A00000
; X64-NEXT:    movaps (%rsp), %xmm0
; X64-NEXT:    movaps {{[0-9]+}}(%rsp), %xmm1
; X64-NEXT:    movq %rbp, %rsp
; X64-NEXT:    popq %rbp
; X64-NEXT:    retq
entry:
  %vecins = insertelement <8 x float> %a, float 5.000000e+00, i32 %b
  ret <8 x float> %vecins
}