llvm.org GIT mirror llvm / release_36 test / CodeGen / ARM / isel-v8i32-crash.ll
release_36

Tree @release_36 (Download .tar.gz)

isel-v8i32-crash.ll @release_36raw · history · blame

; RUN: llc < %s -mtriple=armv7-linux-gnu | FileCheck %s

; Check we don't crash when trying to combine:
;   (d1 = <float 8.000000e+00, float 8.000000e+00, ...>) (power of 2)
;   vmul.f32        d0, d1, d0
;   vcvt.s32.f32    d0, d0
; into:
;   vcvt.s32.f32    d0, d0, #3
; when we have a vector length of 8, due to use of v8i32 types.

target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"

; CHECK: func:
; CHECK: vcvt.s32.f32  q[[R:[0-9]]], q[[R]], #3
define void @func(i16* nocapture %pb, float* nocapture readonly %pf) #0 {
entry:
  %0 = bitcast float* %pf to <8 x float>*
  %1 = load <8 x float>* %0, align 4
  %2 = fmul <8 x float> %1, <float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00, float 8.000000e+00>
  %3 = fptosi <8 x float> %2 to <8 x i16>
  %4 = bitcast i16* %pb to <8 x i16>*
  store <8 x i16> %3, <8 x i16>* %4, align 2
  ret void
}

attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-realign-stack" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }