llvm.org GIT mirror llvm / release_32 lib / Target / PowerPC / PPCScheduleA2.td
release_32

Tree @release_32 (Download .tar.gz)

PPCScheduleA2.td @release_32raw · history · blame

  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
//===- PPCScheduleA2.td - PPC A2 Scheduling Definitions --*- tablegen -*-===//
// 
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
// 
//===----------------------------------------------------------------------===//

// Primary reference:
// A2 Processor User's Manual.
// IBM (as updated in) 2010.

//===----------------------------------------------------------------------===//
// Functional units on the PowerPC A2 chip sets
//
def IU0to3_0  : FuncUnit; // Fetch unit 1 to 4 slot 1
def IU0to3_1  : FuncUnit; // Fetch unit 1 to 4 slot 2
def IU0to3_2  : FuncUnit; // Fetch unit 1 to 4 slot 3
def IU0to3_3  : FuncUnit; // Fetch unit 1 to 4 slot 4
def IU4_0  : FuncUnit; // Instruction buffer slot 1
def IU4_1  : FuncUnit; // Instruction buffer slot 2
def IU4_2  : FuncUnit; // Instruction buffer slot 3
def IU4_3  : FuncUnit; // Instruction buffer slot 4
def IU4_4  : FuncUnit; // Instruction buffer slot 5
def IU4_5  : FuncUnit; // Instruction buffer slot 6
def IU4_6  : FuncUnit; // Instruction buffer slot 7
def IU4_7  : FuncUnit; // Instruction buffer slot 8
def IU5    : FuncUnit; // Dependency resolution
def IU6    : FuncUnit; // Instruction issue
def RF0    : FuncUnit;
def XRF1   : FuncUnit;
def XEX1   : FuncUnit; // Execution stage 1 for the XU pipeline
def XEX2   : FuncUnit; // Execution stage 2 for the XU pipeline
def XEX3   : FuncUnit; // Execution stage 3 for the XU pipeline
def XEX4   : FuncUnit; // Execution stage 4 for the XU pipeline
def XEX5   : FuncUnit; // Execution stage 5 for the XU pipeline
def XEX6   : FuncUnit; // Execution stage 6 for the XU pipeline
def FRF1   : FuncUnit;
def FEX1   : FuncUnit; // Execution stage 1 for the FU pipeline
def FEX2   : FuncUnit; // Execution stage 2 for the FU pipeline
def FEX3   : FuncUnit; // Execution stage 3 for the FU pipeline
def FEX4   : FuncUnit; // Execution stage 4 for the FU pipeline
def FEX5   : FuncUnit; // Execution stage 5 for the FU pipeline
def FEX6   : FuncUnit; // Execution stage 6 for the FU pipeline

def CR_Bypass  : Bypass; // The bypass for condition regs.
//def GPR_Bypass : Bypass; // The bypass for general-purpose regs.
//def FPR_Bypass : Bypass; // The bypass for floating-point regs.

//
// This file defines the itinerary class data for the PPC A2 processor.
//
//===----------------------------------------------------------------------===//


def PPCA2Itineraries : ProcessorItineraries<
  [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3,
   IU4_0, IU4_1, IU4_2, IU4_3, IU4_4, IU4_5, IU4_6, IU4_7,
   IU5, IU6, RF0, XRF1, XEX1, XEX2, XEX3, XEX4, XEX5, XEX6,
   FRF1, FEX1, FEX2, FEX3, FEX4, FEX5, FEX6],
  [CR_Bypass, GPR_Bypass, FPR_Bypass], [
  InstrItinData<IntSimple   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntGeneral  , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntCompare  , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [CR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntDivW     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<38, [XEX6]>],
                              [53, 7, 7],
                              [NoBypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntMFFS     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntMTFSB0   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7], 
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntMulHW    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntMulHWU   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntMulLI    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntRotate   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntRotateD  , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntRotateDI , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,                              
  InstrItinData<IntShift    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [GPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntTrapW    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7], 
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<IntTrapD    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7], 
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<BrB         , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<BrCR        , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [CR_Bypass, CR_Bypass, CR_Bypass]>,
  InstrItinData<BrMCR       , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [CR_Bypass, CR_Bypass, CR_Bypass]>,
  InstrItinData<BrMCRX      , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7, 7],
                              [CR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStDCBA    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 11],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStDCBF    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 11],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStDCBI    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 11],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStLoad    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStLoadUpd , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [GPR_Bypass, GPR_Bypass]>,                              
  InstrItinData<LdStLDU     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStStore   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 7],
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStStoreUpd, [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 7],
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStICBI    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStSTFD    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7, 7],
                              [NoBypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<LdStSTFDU   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7, 7],
                              [NoBypass, FPR_Bypass, FPR_Bypass]>,                              
  InstrItinData<LdStLFD     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7, 7],
                              [FPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStLFDU    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7, 7],
                              [FPR_Bypass, GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStLHA     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStLHAU    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStLMW     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [14, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStLWARX   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<13, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [26, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStSTD     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 7],
                              [GPR_Bypass, GPR_Bypass]>,
  InstrItinData<LdStSTDU    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [13, 7],
                              [GPR_Bypass, GPR_Bypass]>,                              
  InstrItinData<LdStSTDCX   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<13, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [26, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStSTWCX   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<13, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [26, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<LdStSync    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<12, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>]>,
  InstrItinData<SprISYNC    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<14, [XEX6]>]>,
  InstrItinData<SprMFSR     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7],
                              [GPR_Bypass, NoBypass]>,
  InstrItinData<SprMTMSR    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprMTSR     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprTLBSYNC  , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<14, [XEX6]>]>,
  InstrItinData<SprMFCR     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [10, 7], 
                              [GPR_Bypass, CR_Bypass]>,
  InstrItinData<SprMFMSR    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7],
                              [GPR_Bypass, NoBypass]>,
  InstrItinData<SprMFSPR    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprMFTB     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<14, [XEX6]>],
                              [29, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprMTSPR    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<1, [XEX6]>],
                              [15, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprMTSRIN   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<14, [XEX6]>],
                              [29, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprRFI      , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<14, [XEX6]>],
                              [29, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<SprSC       , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [XRF1]>,
                               InstrStage<1, [XEX1]>, InstrStage<1, [XEX2]>,
                               InstrStage<1, [XEX3]>, InstrStage<1, [XEX4]>,
                               InstrStage<1, [XEX5]>, InstrStage<14, [XEX6]>],
                              [29, 7],
                              [NoBypass, GPR_Bypass]>,
  InstrItinData<FPGeneral   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [FRF1]>,
                               InstrStage<1, [FEX1]>, InstrStage<1, [FEX2]>,
                               InstrStage<1, [FEX3]>, InstrStage<1, [FEX4]>,
                               InstrStage<1, [FEX5]>, InstrStage<1, [FEX6]>],
                              [15, 7, 7],
                              [FPR_Bypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<FPAddSub    , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [FRF1]>,
                               InstrStage<1, [FEX1]>, InstrStage<1, [FEX2]>,
                               InstrStage<1, [FEX3]>, InstrStage<1, [FEX4]>,
                               InstrStage<1, [FEX5]>, InstrStage<1, [FEX6]>],
                              [15, 7, 7],
                              [FPR_Bypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<FPCompare   , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [FRF1]>,
                               InstrStage<1, [FEX1]>, InstrStage<1, [FEX2]>,
                               InstrStage<1, [FEX3]>, InstrStage<1, [FEX4]>,
                               InstrStage<1, [FEX5]>, InstrStage<1, [FEX6]>],
                              [13, 7, 7],
                              [CR_Bypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<FPDivD      , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<71, [FRF1], 0>,
                               InstrStage<71, [FEX1], 0>,
                                  InstrStage<71, [FEX2], 0>,
                               InstrStage<71, [FEX3], 0>,
                                  InstrStage<71, [FEX4], 0>,
                               InstrStage<71, [FEX5], 0>,
                                  InstrStage<71, [FEX6]>],
                              [86, 7, 7],
                              [NoBypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<FPDivS      , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<58, [FRF1], 0>,
                               InstrStage<58, [FEX1], 0>,
                                  InstrStage<58, [FEX2], 0>,
                               InstrStage<58, [FEX3], 0>,
                                  InstrStage<58, [FEX4], 0>,
                               InstrStage<58, [FEX5], 0>,
                                  InstrStage<58, [FEX6]>],
                              [73, 7, 7],
                              [NoBypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<FPSqrt      , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<68, [FRF1], 0>,
                               InstrStage<68, [FEX1], 0>,
                                  InstrStage<68, [FEX2], 0>,
                               InstrStage<68, [FEX3], 0>,
                                  InstrStage<68, [FEX4], 0>,
                               InstrStage<68, [FEX5], 0>,
                                  InstrStage<68, [FEX6]>],
                              [86, 7], // FIXME: should be [86, 7] for double
                                       // and [82, 7] for single. Likewise,
                                       // the FEX? cycle count should be 68
                                       // for double and 64 for single.
                              [NoBypass, FPR_Bypass]>,
  InstrItinData<FPFused     , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [FRF1]>,
                               InstrStage<1, [FEX1]>, InstrStage<1, [FEX2]>,
                               InstrStage<1, [FEX3]>, InstrStage<1, [FEX4]>,
                               InstrStage<1, [FEX5]>, InstrStage<1, [FEX6]>],
                              [15, 7, 7, 7],
                              [FPR_Bypass, FPR_Bypass, FPR_Bypass, FPR_Bypass]>,
  InstrItinData<FPRes       , [InstrStage<4,
                                 [IU0to3_0, IU0to3_1, IU0to3_2, IU0to3_3]>,
                               InstrStage<1, [IU4_0, IU4_1, IU4_2, IU4_3,
                                              IU4_4, IU4_5, IU4_6, IU4_7]>,
                               InstrStage<1, [IU5]>, InstrStage<1, [IU6]>,
                               InstrStage<1, [RF0]>, InstrStage<1, [FRF1]>,
                               InstrStage<1, [FEX1]>, InstrStage<1, [FEX2]>,
                               InstrStage<1, [FEX3]>, InstrStage<1, [FEX4]>,
                               InstrStage<1, [FEX5]>, InstrStage<1, [FEX6]>],
                              [15, 7],
                              [FPR_Bypass, FPR_Bypass]>
]>;