llvm.org GIT mirror llvm / c0f00a9 test / CodeGen / ARM / cortex-a57-misched-vstm.ll
c0f00a9

Tree @c0f00a9 (Download .tar.gz)

cortex-a57-misched-vstm.ll @c0f00a9raw · history · blame

; REQUIRES: asserts
; RUN: llc < %s -mtriple=armv8r-eabi -mcpu=cortex-a57 -misched-postra -enable-misched -verify-misched -debug-only=machine-scheduler -o - 2>&1 > /dev/null | FileCheck %s

; CHECK:       ********** MI Scheduling **********
; We need second, post-ra scheduling to have VSTM instruction combined from single-stores
; CHECK:       ********** MI Scheduling **********
; CHECK:       schedule starting
; CHECK:       VSTMDIA
; CHECK:       rdefs left
; CHECK-NEXT:  Latency            : 2

%bigVec = type [2 x double]

@var = global %bigVec zeroinitializer

define void @bar(%bigVec* %ptr) {

  %tmp = load %bigVec, %bigVec* %ptr
  store %bigVec %tmp, %bigVec* @var

  ret void
}