llvm.org GIT mirror llvm / 8c9e52a test / MC / Disassembler / ARM / invalid-VLD1DUPq8_UPD-arm.txt
8c9e52a

Tree @8c9e52a (Download .tar.gz)

invalid-VLD1DUPq8_UPD-arm.txt @8c9e52araw · history · blame

# RUN: llvm-mc --disassemble %s -triple=armv7-unknown-unknwon -mcpu=cortex-a8 2>&1 | FileCheck %s

# Opcode=737 Name=VLD1DUPq8_UPD Format=ARM_FORMAT_NLdSt(30)
#  31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0 
# -------------------------------------------------------------------------------------------------
# | 1: 1: 1: 1| 0: 1: 0: 0| 1: 0: 1: 0| 0: 0: 0: 0| 0: 0: 1: 1| 1: 1: 0: 0| 0: 0: 1: 1| 1: 1: 0: 1|
# -------------------------------------------------------------------------------------------------
# 
# 'a' == 1 and data_size == 8 is invalid
0x3d 0x3c 0xa0 0xf4
# CHECK: invalid instruction encoding