llvm.org GIT mirror llvm / 2edda52 test / CodeGen / Thumb2 / peephole-addsub.mir
2edda52

Tree @2edda52 (Download .tar.gz)

peephole-addsub.mir @2edda52raw · history · blame

# RUN: llc -run-pass=peephole-opt -verify-machineinstrs -o - %s | FileCheck %s
--- |
  target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"
  target triple = "thumbv7-none-eabi"

  define i32 @test(i32 %a, i32 %b) {
    unreachable
  }

...
---
name:            test
tracksRegLiveness: true
liveins:
  - { reg: '$r0', virtual-reg: '%0' }
  - { reg: '$r1', virtual-reg: '%1' }
body:             |
  bb.0 (%ir-block.0):
    liveins: $r0, $r1

    %1:rgpr = COPY $r1
    %0:rgpr = COPY $r0
    %2:rgpr = t2MOVi 1, 14, $noreg, $noreg
    %3:gprnopc = t2ADDrr %0, %1, 14, $noreg, $noreg
    %4:gprnopc = t2SUBri %3, 0, 14, $noreg, def dead $cpsr
    t2CMPri killed %3, 0, 14, $noreg, implicit-def $cpsr
    %5:rgpr = t2MOVCCi %2, 0, 7, $cpsr
    $r0 = COPY %5
    tBX_RET 14, $noreg, implicit $r0

# CHECK-LABEL: name: test
# CHECK:      %3:gprnopc = t2ADDrr %0, %1, 14, $noreg, $noreg
# CHECK-NEXT: %4:gprnopc = t2SUBri %3, 0, 14, $noreg, def $cpsr
# CHECK-NEXT: %5:rgpr = t2MOVCCi %2, 0, 7, $cpsr
...