llvm.org GIT mirror llvm / 14ccc90 test / MC / Disassembler / ARM / invalid-DSB-arm.txt
14ccc90

Tree @14ccc90 (Download .tar.gz)

invalid-DSB-arm.txt @14ccc90raw · history · blame

# RUN: llvm-mc --disassemble %s -triple=arm-apple-darwin9 2>&1 | grep "invalid instruction encoding"

# Opcode=102 Name=DSB Format=ARM_FORMAT_MISCFRM(26)
#  31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10  9  8  7  6  5  4  3  2  1  0
# -------------------------------------------------------------------------------------------------
# | 1: 1: 1: 1| 0: 1: 0: 1| 0: 1: 1: 1| 1: 1: 1: 1| 1: 1: 1: 1| 0: 0: 0: 0| 0: 1: 0: 0| 0: 0: 0: 0|
# -------------------------------------------------------------------------------------------------
#
# Inst{3-0} encodes the option: SY, ST, ISH, ISHST, NSH, NSHST, OSH, OSHST.
# Reject invalid encodings.
#
# See also A8.6.42 DSB
# All other encodings of option are reserved. It is IMPLEMENTATION DEFINED whether options
# other than SY are implemented. All unsupported and reserved options must execute as a full
# system DSB operation, but software must not rely on this behavior.
0x40 0xf0 0x7f 0xf5